Bundle
veripower
AI-assisted IC design flow skills — specification, RTL, lint/CDC, simulation, synthesis, timing analysis, and signoff
chipweaver5
5 results
AI-assisted IC design flow skills — specification, RTL, lint/CDC, simulation, synthesis, timing analysis, and signoff
Specification-driven development workflows for DeepSeek Harness.
AI-assisted requirement clarification and Git-backed Spec co-creation for DeepSeek Harness, ending at a human-confirmed Ready Spec.
规格驱动开发:写代码前先写结构化 spec(目标/边界/验收标准),分阶段门控推进。受 addyosmani/agent-skills(88k★ MIT)启发。
Five-stage specification-driven development workbenches for DeepSeek Harness Web.